



AGH UNIVERSITY OF SCIENCE  
AND TECHNOLOGY



# **A dedicated front-end for readout of strip detectors in the LHCb Upgrade experiment**


**Marek Idzik** AGH-UST  
on behalf of LHCb UT group

Faculty of Physics and Applied Computer Science  
AGH University of Science and Technology

TWEPP 2014 – Topical Workshop on Electronics for Particle Physics  
22-26 September 2014 Aix en Provance, France USA

- Motivation
- SALT readout ASIC for LHCb Upstream Tracker
- Analog front-end
  - Architecture
  - Simulations
  - Measurements results
- 6-bit ADC results at a glance
- Summary

# Motivation LHCb Upgrade



## The Goal:

Replace 1 MHz Hard.  
trig. + Software trig.  
with Software trigger  
(40 MHz readout)

→ **new readout electronics** needed for  
~0.5M silicon strip  
detector channels in  
LHCb Upstream  
Tracker System  
(present TT - Trigger  
Tracker)




## Motivation

# UT – Upstream Tracker silicon strip detector

- 4 planes of silicon strip detectors
- Single sided sensors with various pitch and length

|                                    |                                    |  |
|------------------------------------|------------------------------------|--|
| 98 mm<br>190 $\mu$ m<br>512 strips | 98 mm<br>95 $\mu$ m<br>1024 strips | 49 mm<br>95 $\mu$ m<br>49 mm<br>95 $\mu$ m |
|------------------------------------|------------------------------------|--|

- Strips vertical on X,  $\pm 5^\circ$  on U/V planes
- 68 staves,  $\sim 0.5$ M channels




# SALT – readout ASIC for UT detector

## Specifications

- CMOS 130 nm technology
- 128 channels, Front-end&ADC in each channel
- Pitch  $\sim 70\text{-}80\text{ }\mu\text{m}$
- Sensor: capacitance 5–20 pF, AC coupled
- Both input signal polarities (p-in-n and n-in-p sensors)
- Input charge range  $\sim 30\text{ke}^-$
- Noise: ENC  $\sim 1000\text{e}^- @ 10\text{pF} + 50\text{e}^-/\text{pF}$
- Pulse shape:  $T_{\text{peak}} \sim 25\text{ ns}$ , very short tail:  $\sim 5\%$  after  $2 * T_{\text{peak}}$
- Crosstalk  $< 5\%$
- ADC: 6-bit resolution (5-bit/polarity), 40MS/s
- DSP functions: pedestal and common mode subtraction, zero-suppression
- Serialization&Data transmission: 320 Mbps e-links to GBT, SLVS I/O
- Slow control: I2C
- Power  $< 6\text{ mW/channel}$
- Radiation hardness  $\sim 30\text{ MRad}$

# SALT – readout ASIC for UT detector

## Architecture&Status




- SALT - complex SoC (System on Chip) type ASIC comprising Analog Front-end, ADC, DACs, PLL, DLL, SLVS, DSP, I2C, blocks
  - Two submissions of key prototype blocks done in 1<sup>st</sup> CMOS 130 nm process
  - Prototypes of Preamplifier&Shaper, Sampling with Single-to-Diff converter, 6-bit ADC, SLVS, PLL, DLL, designed&fabricated
  - Now we are moving to new CMOS 130 nm process
- Design and measurements of the Analog Front-end (**Preamp&Shaper**) plus short ADC status, are shown in this talk

# Analog Front-end

## Searching for Shaper with shortest tail


Is it possible, with realistic shaper complexity and power consumption, to shorten the pulse tail to decrease to 5% of pulse amplitude after  $2 \cdot T_{\text{peak}}$  ?

Matlab simulations of the front-end response for various configurations of poles and zeros in the shaper transfer function



Introducing complex poles and zeros in transfer function one can shorten the pulse tail to the required goal

Simplified circuit diagram




With Preamplifier + PZC and three Shaper stages (Integrator + MultipleFeedback + Boctor) the required transfer function can be obtained




# Analog Front-end Comparsion to semi-gaussian shaping


Complex poles&zeros



Four real poles (CR-RC<sup>3</sup>)



Spectre simulations




Applied shaping is much more efficient than semi-gaussian in shortening the pulse

# Analog Front-end Simulations, parameters

Main features:


- Architecture: Preamplifier, PZC, Shaper
- Preamplifier: NMOS input telescopic cascode with boosting amplifiers
- Shaper: 3 stages, Recycled Folded Cascode (RFC) amplifiers to limit power consumption
- $T_{\text{peak}} \sim 25\text{ns}$
- $C_{\text{det}}$  5–35 pF (gain and  $T_{\text{peak}}$  depend on  $C_{\text{det}}$ )
- Power consumption < 1.9 mW
- 1<sup>st</sup> prototype was submitted before design completion (PSRR, baseline stabilization, ...)

Example simulations for  $C_{\text{det}}$  5pF – 35pF



40um x 675um , fabricated in 2013

# Analog Front-end Layout of 1st prototype



Front-end ASIC prototype contains:


- 8 channels of Preamplifier&Shaper in pitch of 40  $\mu\text{m}$
- 2 channels of Single-to-Differential converter
- Staggered pads were designed because of small channel pitch

# Analog Front-end - 1<sup>st</sup> prototype


## Pulse shape measurements

Example pulse response

$C_{det} = 10 \text{ pF}$ ,  $Q_{in} = 4 \text{ fC}$



Pulses for different  $Q_{in}$




Measured shapes agree with simulations giving very short symmetrical pulses




# **Analog Front-end - 1<sup>st</sup> prototype**

## **Measurements of gain&linearity**

Measurements of amplitude vs input charge at  $C_{det} = 10$  pF



One prototype ASIC measured with negative pulses: gain is between 27.67 – 31.47 mV/fC




Two prototype ASICs measured with positive pulses: gain is between 30.13 – 32.72 mV/fC


# **Analog Front-end - 1<sup>st</sup> prototype**

## **Measurements – effect of sensor capacitance**

Pulse shape and gain measured for  $C_{det}$  in the range 0 – 50 pF



Peaking time changes from 23.5ns at 0pF to 29ns at 50pF




Gain changes from 36mV/fC at 0pF to 18mV/fC at 50pF

# Analog Front-end - 1<sup>st</sup> prototype


## Noise measurements

Measurements of noise ENC  
for  $C_{det}$  in the range 0pF – 50pF



For  $C_{det} = 10\text{pF}$   $\text{ENC} \sim 1000e^-$   
ENC slope  $\sim 57e^-/\text{pF}$


ENC spread between  
channels for  
 $C_{det} = 10\text{pF}$



Noise is uniform between the  
channels



# Analog Front-end - 1<sup>st</sup> prototype

## Performance vs Power consumption



$$C_{\text{det}} = 10 \text{ pF}$$

Power consumption may be decreased without significant decrease of performance. Savings are also possible in shaper power consumption.






# Analog Front-end - 1<sup>st</sup> prototype


## Measurements of Baseline, Large $Q_{in}$

Baseline spread between the channels




Baseline spread is large ( $>100\text{mV}$ ) in agreement with simulations. A DAC will be needed to trim the baseline.

Pulse response for large  $Q_{in}$



About 10-20 clock (25ns) periods are needed to recover after large charge deposition


# Analog Front-end 2nd prototype architecture




In the 2nd prototype Krummenacher type feedback was added in the preamplifier, 7-bit current DAC was added to set the baseline, and design was optimized for lower power consumption.

# Analog Front-end – 2nd prototype

## Preliminary measurements




Trimming the baselines



2nd prototype works, pulses are seen, baselines may be set,  
 power consumption is  $\sim 1\text{mW/channel}$   
 Measurements have just started...

# 6-bit SAR ADC

## Architecture & Design considerations



### Architecture of 6-bit ADC

- Differential segmented/split DAC with MCS switching scheme – **ultra low power**
- Dynamic comparator – **no static power consumption, power pulsing for free**
- Asynchronous logic – no clock tree – **power saving, allows asynchronous sampling**
- Dynamic SAR logic – **much faster than conventional static logic**

### Design consideration:


- Variable sampling frequency (up to >80 MS/s) and power consumption
- Power consumption ~0.3 mW at 40 MS/s
- 40  $\mu\text{m}$  pitch, ready for multichannel integration

M. Firlej, T. Fiutowski, M. Idzik, J. Moroń, K. Świątek, "A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment", *Journal of Instrumentation*, JINST 9 P07006, July 2014


# 6-bit SAR ADC

## Static tests – linearity (@50 MS/s)

Transfer function



INL/DNL measurements




- Measurements show that ADC works very well
- At 50MHz sampling frequency good linearity INL,  $DNL < 0.4$  is seen

# 6-bit SAR ADC

## Dynamic tests, ENOB, power

Sampling frequency sweep



### Main features

|                                      |                                 |
|--------------------------------------|---------------------------------|
| Resolution                           | <b>6</b>                        |
| Sampling frequency [Ms/s]            | <b>&gt;80</b>                   |
| Power cons. [mW] @40Ms/s             | <b>0.35</b>                     |
| Size [mm <sup>2</sup> ]<br>[um x um] | <b>0.016</b><br><b>40 x 400</b> |
| DNL/INL [LSB]                        | <b>&lt;0.4</b>                  |
| SINAD@40MS/s[dB]                     | <b>37.5</b>                     |
| ENOB[bits]                           | <b>5.8</b>                      |
| FOM [fJ/conv]                        | <b>~150</b>                     |

Performance of our ADC is similar to State-of-the-Art designs

## Summary&Plans

- Development of SALT Front-end ASIC for LHCb Upstream Tracker is on the way
  - Prototypes of key blocks (analog front-end, ADC, PLL, SLVS, ...) developed in 130 nm CMOS and working
- Analog front-end architecture with symmetrical very short pulses, working for different  $C_{det}$ , low power, positively verified in lab. tests
- Design of single blocks and multichannel SALT prototype has been started in new 130 nm CMOS
- Submission of small 8-channel SALT prototype planned in 2014
- Submission of 128-channel SALT version planned in 2015

*Thank you for attention*